Asymmetric and Double-Layered Gate-All- Around Structures of 1T-DRAM for Sensing Margin and Retention Improvement